

IN THE CLAIMS:

1. (Original) A modulator, including a multiplexing/coding chain, operable with a first memory in which transport channels, comprised of transport blocks, are stored and a second memory, comprising:

a concatenator for reading transport blocks from the first memory, removing bits not intended for transmission from the read transport blocks, and storing the concatenated transport blocks in the second memory.

2. (Currently amended) ~~A modulator, including a multiplexing/coding chain, operable with a memory in which transport channels, comprised of transport blocks, are stored;~~ The modulator of claim 1, further comprising:

a channel coder for coding the transport channels from the second memory, wherein the coding of subsets of the transport channels can be repeated; and

an interleaver for receiving the coded transport channels and selecting subsets of each coded transport channel and the repeated coded transport channels to produce a coded, interleaved data stream.

3. (Original) A multiplexing/coding chain, operable with a first memory in which transport channels, comprised of transport blocks, are stored and a second memory, comprising:

a concatenator for reading transport blocks from the first memory, removing bits not intended for transmission from the read transport blocks, and storing the concatenated transport blocks in the second memory.

4. (Original) The multiplexing/coding chain of claim 3, further comprising a cyclic redundancy check (CRC) generator for computing CRCs with the read transport blocks and appending the CRCs to the concatenated transport blocks stored in the second memory.

5. (Original) The multiplexing/coding chain of claim 4, further comprising a ciphering block for ciphering the transport blocks to be concatenated and stored in the second memory.

6. (Original) The multiplexing/coding chain of claim 3, wherein the concatenated transport blocks are stored according to descending transmission time intervals in the second memory.

7. (Cancel)

8. (Cancel)

9. (Cancel)

10. (Cancel)

11. (Cancel)

12. (Cancel)

13. (Cancel)

14. (Original) A multiplexing/coding chain, operable with a first memory in which transport channels, comprised of transport blocks, are stored and a second memory, comprising:
a concatenator for reading transport blocks from the first memory, removing bits not intended for transmission from the read transport blocks, and storing the concatenated transport blocks in the second memory;
a channel coder for coding the transport channels from the second memory, wherein the coding of subsets of the transport channels can be repeated; and
an interleaver for receiving the coded transport channels and selecting subsets of each coded transport channel and the repeated coded transport channels to produce a coded, interleaved data stream.

Appl. No. 09/871,563

Amdt. dated 3/28/05

Reply to Office Action of 12/28/04

PATENT
Docket: 000012

15. (Original) The multiplexing/coding chain of claim 14, further comprising a cyclic redundancy check (CRC) generator for computing CRCs with the read transport blocks and appending the CRCs to the concatenated transport blocks stored in the second memory.

16. (Original) The multiplexing/coding chain of claim 15, further comprising a ciphering block for ciphering the transport blocks to be concatenated and stored in the second memory.

17. (Original) The multiplexing/coding chain of claim 14, wherein the concatenated transport blocks are stored according to descending transmission time intervals in the second memory.

18. (Original) The multiplexing/coding chain of claim 14, further comprising a code block segmentor for segmenting transport channels greater than the channel coder block size and padding transport channels smaller than the channel coder block size.

19. (Original) The multiplexing/coding chain of claim 14, further comprising a radio frame equalizer for adding filler bits to the output of the channel coder.

20. (Original) The multiplexing/coding chain of claim 14, further comprising a rate matcher for puncturing and repeating bits of the coded, interleaved data stream to conform to data rates for the transport channels to produce a rate-matched, coded, interleaved data stream.

21. (Original) The multiplexing/coding chain of claim 20, further comprising a second interleaver for interleaving the rate-matched, coded, interleaved data stream to produce a coded, composite transport channel.

22. (Original) An access terminal, for use in a CDMA system, including a multiplexing/coding chain, operable with a first memory in which transport channels, comprised of transport blocks, are stored and a second memory, comprising:

Appl. No. 09/871,563

Amdt. dated 3/28/05

Reply to Office Action of 12/28/04

PATENT

Docket: 000012

a concatenator for reading transport blocks from the first memory, removing bits not intended for transmission from the read transport blocks, and storing the concatenated transport blocks in the second memory.

23. (Currently amended) ~~An access terminal, for use in a CDMA system, including a multiplexing/coding chain, operable with a memory in which transport channels, comprised of transport blocks, are stored;~~ The access terminal of claim 22, further comprising:

a channel coder for coding the transport channels from the second memory, wherein the coding of subsets of the transport channels can be repeated; and

an interleaver for receiving the coded transport channels and selecting subsets of each coded transport channel and the repeated coded transport channels to produce a coded, interleaved data stream.

24. (Original) An access point, for use in a CDMA system, including a multiplexing/coding chain, operable with a first memory in which transport channels, comprised of transport blocks, are stored and a second memory, comprising:

a concatenator for reading transport blocks from the first memory, removing bits not intended for transmission from the read transport blocks, and storing the concatenated transport blocks in the second memory.

25. (Currently amended) ~~An access point, for use in a CDMA system, including a multiplexing/coding chain, operable with a memory in which transport channels, comprised of transport blocks, are stored;~~ The access point of claim 24, further comprising:

a channel coder for coding the transport channels from the second memory, wherein the coding of subsets of the transport channels can be repeated; and

an interleaver for receiving the coded transport channels and selecting subsets of each coded transport channel and the repeated coded transport channels to produce a coded, interleaved data stream.

Appl. No. 09/871,563

Amdt. dated 3/28/05

Reply to Office Action of 12/28/04

PATENT
Docket: 000012

26. (Original) A W-CDMA system, including a multiplexing/coding chain, operable with a first memory in which transport channels, comprised of transport blocks, are stored and a second memory, comprising:

a concatenator for reading transport blocks from the first memory, removing bits not intended for transmission from the read transport blocks, and storing the concatenated transport blocks in the second memory.

27. (Currently amended) ~~A W-CDMA system, including a multiplexing/coding chain, operable with a memory in which transport channels, comprised of transport blocks, are stored.~~ The W-CDMA system of claim 26, further comprising:

a channel coder for coding the transport channels from the second memory, wherein the coding of subsets of the transport channels can be repeated; and

an interleaver for receiving the coded transport channels and selecting subsets of each coded transport channel and the repeated coded transport channels to produce a coded, interleaved data stream.

28. (Original) A method of modulation comprising:

reading transport blocks stored in a first memory; and

writing only those bits of the transport blocks intended for transmission into a second memory in concatenated form.

29. (Original) The method of claim 28, further comprising:

computing a CRC for each of the transport blocks; and

appending the CRCs to the concatenated transport blocks when writing to the second memory.

30. (Original) The method of claim 28, further comprising ciphering the concatenated transport blocks prior to storage in the second memory.

31. (Currently amended) ~~A method of modulation~~ The method of claim 28, further comprising:

Appl. No. 09/871,563

Amdt. dated 3/28/05

Reply to Office Action of 12/28/04

PATENT

Docket: 000012

reading transport channels from ~~a~~ the second memory;
channel coding the transport channels;
repeating the channel coding step; and
selecting subsets from each of the repeated channel coding outputs to produce a coded,
interleaved data stream.

32. (Original) The method of claim 31, further comprising channel code block
segmentation wherein transport channels larger than channel code blocks are segmented and
transport channels smaller than channel code blocks are padded.

33. (Original) The method of claim 31, further comprising radio frame equalization
wherein filler bits are inserted into the output of the channel coding step.

34. (Original) The method of claim 31, further comprising rate matching wherein bits are
punctured and repeated to conform to data rates for the transport channels.

35. (Original) The method of claim 34, further comprising interleaving the output of the
rate matching step.